Abstract-Techniques that reduce total leakage in circuits operating in the active mode at different temperature conditions are examined. Also, the implications of technology scaling on the choice of techniques to mitigate total leakage are investigated. Logic gates in the 65nm, 45nm, and 32nm nodes are simulated and analyzed. The techniques that are adopted for comparison in this work affect both gate and subthreshold leakage, namely, stack forcing, pin reordering, reverse body biasing, and high threshold voltage transistors. Aside from leakage, our analysis also highlights the impact of these techniques on the circuit's performance and noise margins.
I. INTRODUCTION Leakage current influences circuit performance differently depending on: operating conditions (e.g., standby, active, burn in test), circuit family (e.g., logic or memory), and environmental conditions (e.g., temperature, supply voltage). Until the introduction of high-K gate dielectrics in the lower nanometer technology nodes, gate leakage will remain the dominant leakage component after subthreshold leakage. [1] Since designers' methodology to control subthreshold and gate leakage can change from one technology to another, it is crucial for them to be aware of the impact of the total leakage on the operation of circuits and the techniques that mitigate it. Other works such as: [2] , [3] and [4] present different methods that address sub-threshold and/or gate leakage reduction, in a particular technology node for standby mode of operation. In this work, the impact of technology scaling and temperature on leakage reduction techniques for the active mode of operation such as: pin reordering, Reverse Body Biasing (RBB), stack forcing and high V T MOS is analyzed.
To understand the impact of technology scaling on leakage reduction techniques, logic gates, such as: inverter, two and three input NAND and NOR gates are simulated and compared with respect to their noise margins, delay, and leakage. Figure  1 demonstrates the application of pin reordering, RBB, stack forcing, high V T NMOS, high V T PMOS, and both high V T NMOS and PMOS to an inverter. Similar setup and sizing with respect to the inverter is used for the other type of gates.
The Predictive Technology Models (PTM) for 65nm, 45nm and 32nm are used to simulate the logic gates above. The model parameters and transistors characteristics of PTM used is in agreement with International Technology Roadmap for Semiconductors (ITRS) [5] . In Section II the result of each gate's DC simulation, rise and fall times and total leakage are analyzed followed by results and discussion in Section III. Section IV demonstrates an example of how to choose the optimum low power design for a circuit followed by the conclusion section.
II. DESIGN CRITERIA AND ANALYSIS
An inverter is analyzed in detail, followed by the comparison and results for the two and three input NAND and NOR gates.
A. DC Characteristics
The DC characteristics are examined with respect to six different leakage reduction techniques. Noise margins low and high are found in Figure 2(a,b) . These figures show that the noise margin high (low) is increased when a leakage reduction technique that affects the pull-up (pull-down) network is used. Also the general reduction of the noise margin values is due to the power supply scaling with technology.
As expected, the simulation results obtained for the other logic gates depict the same information as that of the inverter for all three technology nodes. For the case of 65nm technology node, approximately 244% increase in the fall time is seen for a forced NMOS stack. This is in agreement with the previous observation with the shift in the noise margins in Figure 2 . The NMOS in the pull-down network has become weak thus, such increase in fall time is anticipated. As expected similar results are seen in the case of RBB, high V T and high V T NMOS that affect the pull-down network and the inverse of this effect is seen for forced PMOS stack and high V T PMOS. High V T transistors have a much smaller effect on the rise and fall times than forcing a NMOS stack. Similar trends are observed for the other logic gates in all the technology nodes. The effect that is noteworthy is that in some cases, using one technique even though it causes a performance penalty in rise (fall) time, helps the fall (rise) time performance. For example, from Table I , the forced PMOS technique in 65nm increases the rise time by 284% but reduces the fall time by 4.4%. This is attributed to the amount of leakage reduction that is achieved in the pull-up (pull-down) network. Now, the transistors in the pull-down (pull-up) network have to battle less with the leakage in the pull-up (pull-down) network in order to discharge (charge up) the node capacitance.
B. Rise and Fall Times

C. Total Leakage and Effect of Temperature
In this section, the impact of each of these techniques on the total leakage with all the possible inputs across all the technology nodes is examined.
When the input to the inverter is zero, the techniques that only effect the pull-down network will reduce the leakage. The opposite is true for an input of one, only techniques that effect the pull-up network will reduce the leakage. The average leakage for the inverter and the other gates varies as expected with respect to the technique applied, with applying high V T technique giving the least amount of leakage. Other gates also exhibit the same behavior.
By comparing Figure 3 (a) and (b) the effectiveness of each reduction techniques is revealed with respect to temperature. From the graph, it is evident that the techniques effecting the pull-down network become more effective at higher temperatures. Also, the techniques effecting the pull-up network are more effective at lower temperature. This is due to the the decrease in the portion of the PMOS leakage with respect to the total leakage at higher temperatures. Table II illustrates the average total leakage and standard deviation for a two input NAND gate at 25 and 90 o C for all different technology nodes. It is evident from the table, that the standard deviation follows the average leakage, which approximately doubles for a 65 o C increase in temperature. This implies that pin reordering will still be effective at higher temperatures. The reduced subthreshold leakage seen in the simulations is explained by the fact that in the 45nm PTM, the threshold voltage of the transistors are higher than the case of 65nm and 32nm PTMs.
The oxide thickness used in PTM is at the higher side of the range with respect to ITRS, therefore the percentage of gate leakage observed is between 10% to 20% of the total leakage. Furthermore, this percentage increases, as subthreshold leakage reduction circuit techniques are applied. This amount increases by different values, depending on the effectiveness of the subthreshold reduction technique. For instance, in the case of an inverter employing high V T transistors, gate leakage's share of the total leakage, moves from 16% to 57%. Depending on the exact manufacturing process parameters such as gate oxide thickness, the percentage of gate leakage to the total leakage varies. For instance, an order of magnitude increase in gate leakage can be observed by only 2A reduction in gate oxide thickness [6] . Also another fact that should be considered, is that NMOS experiences much more gate leakage current than PMOS [7] . Therefore, gate leakage reduction techniques would be an effective leakage control technique for NMOS transistors. Below, the effect of gate leakage on the minimum input vector is analyzed.
The other columns on in Table II show the input value for which the two input NAND gate or NOR gate experience minimum total leakage. It is apparent that as technology scales and with change in temperature, the input values will change for some leakage reduction technique, as it is illustrated in bold in the table. However, the input for the maximum leakage remains unchanged as the technology scales and for different temperatures. The change in the minimum leakage input is contributed to the change in the ratio of gate to subthreshold leakage at each particular technology node and temperature. Since subthreshold leakage is exponentially related to temperature whereas the gate leakage is not tied to change in temperature, to use pin reordering the operating temperature of the circuit should be considered to choose the lowest leakage input. For example, the total leakage for an input of 11 for a NOR gate does not change tremendously with temperature, since gate leakage is more than 60% of its total leakage. On the contrary, the total leakage an input of 00 for a NAND gate is much more sensitive to the change in temperature, since the gate leakage of PMOS is much less than of NMOS. The three input gates exhibit similar behavior. A denotes the input resulting in minimum total leakage for two input NAND gate B denotes the input resulting in minimum total leakage for two input NOR gate
III. RESULTS AND DISCUSSION
It is demonstrated that employing high V T MOS is one of the most effective techniques for reducing leakage with small performance degradation. Depending on the choice of structure, a parallel pull-up or parallel pull-down network, employing high V T in that network yields in more leakage savings. In this investigation, this technique proves to be attractive, since it scales well with technology, and reduces the leakage of the circuit for any input in both active and standby modes of operation with only a small performance penalty.
The RBB scheme tends to be less effective as the technology scales, since body effect coefficient is scaling and also RBB increases the Band To Band Tunneling (BTBT) current. BTBT will be significant in nanometer technologies and further increases, when a RRB is applied. Therefore, there exists an optimum RBB value that yields the lowest combined subthreshold and BTBT leakage, and this RBB value decreases in magnitude as the technology scales [8] . However, some works such as [9] have successfully implemented a RRB technique in a 65nm technology node by optimizing the device parameters.
Pin reordering and natural stacks are techniques that reduce leakage, yet they do not influence the performance of the device significantly [3] . However, it is demonstrated that they are not as effective in all types of logic, since the input values might switch only between the highly leaky states. As technology scales, the supply voltage is reduced, which renders pin reordering a more attractive technique. Because, pin reordering can be combined with other reduction techniques to further reduce leakage and has minimal impact on circuit performance. As technology scales and/or the circuit operating temperatures changes, the high and low leaky states are shown to differ from one technology to another, in accordance with the contribution of the gate leakage to the total leakage.
It is shown that the leakage of the pull-up transistors are more substantial than their counterparts in the pull-down network. This increase in leakage is a consequence of the enlargement (2-3 times) of PMOS transistors to achieve equal rise and fall times. In addition, to attain equal rise and fall times, a stacked pull-up network requires larger transistors to charge the node capacitance than the same network with parallel transistors. Typically at room temperatures due to the PMOS sizing, leakage reduction techniques that affect the pullup network will result in higher leakage savings, than those only affecting pull-down networks.
From the above, it is apparent that transistor sizing plays vital role in leakage reduction. Transistor sizing should be considered as another technique that should accompany the high V T transistor technique, since smaller transistors produce less gate and subthreshold leakage. Transistor sizing can be used similar to the high V T assignment of transistors that are in the non-critical path of the circuit. This technique is embellished, when gate leakage is a significant part of the total leakage. That is, when the non-critical path is operating at lower temperatures. 
IV. LOW LEAKAGE LOGIC GATE SELECTION
It is important to choose the basic gates which have the lowest leakage to compose the building blocks of a design. Here, a simple algebraic function is implemented in three ways by using a mix of NAND and NOR gates, only NAND gates, and only NOR gates. This example shows that according to the specific application, mathematical conversions and optimizations can be made so that a lower leakage realization is chosen at first, then as a second step, the other techniques are applied to reduce the power even further.
A more advantageous implementation can be chosen depending on inverted inputs and inverted outputs being available, since that determines the number of gates needed to implement the circuit. For example, Figure 4 shows three different implementations for the function ¬(a+bc) by assuming inverters are available. The first implantation, utilizes both NAND and NOR gates to realize the function. The second implementation, uses only NAND gates and finally the last implementation uses only NOR gates. Clearly, Figure 4 (a) consumes less power than the other implantations, since it uses one less inverter. However, depending on availability of the inputs and their complements, the other designs can use less or equal number of gates than Figure  4 (a). As it can be seen, there are two main gates (G1,G2) that are employed in all three designs, and they only differ in the number of inverters used. The total leakage for all these implementations while ignoring the power of inverters, have been listed in Table III . This way the total leakage can be judged independent of availability of inverted or non-inverted inputs.
To calculate the total leakage for this function, inputs a,b, and c are assumed to be equiprobable. Since the inputs to gate G2 are not equiprobable, the order in which they are assigned affects leakage. Therefore, each implementation has its total power calculated in two different ways and is denoted by a subscript. In Table III the lowest leakage for each low power technique is in bold.
It is observed that while ignoring the power of the inverter, the total leakage would be lower for all the low power techniques using implementation (b) (only NAND gates used in the design) except, for the case of using high V T or high V tP low power technique at 25 o C. Moreover, implementation (b) yields to the least amount of leakage at 90 o C with the exception of the high V tP case.
The simulation results for the 45 and 32nm technology nodes, yield the same results as that of the 65nm technology node. However, the absolute value of leakage is reduced in the 45nm technology node as expected due to the model, but the leakage reduction techniques effectiveness has remained the same for this circuit.
V. CONCLUSIONS
Stack forcing, pin reordering, RBB, and high V T MOS are explored as leakage reduction techniques across the 65, 45, and 32nm technology nodes. Since a single technique cannot address all of the various leakage components and performance requirements, a combination/hybrid of techniques must be chosen depending on the design requirements of the circuit. It is also demonstrated that another effective method to tackle power reduction, is modifying the realization of the circuit by choosing the gates with the lowest leakage to implement the circuit. This approach gives a head start on reducing the circuit's leakage. After this step, further leakage reduction techniques can be applied to achieve an optimum solution.
Therefore, unlike in the past, it is not sufficient for power reduction tools to use only one leakage reduction technique to create a low power design. Power sensitive technology mapping tools that incorporate a variety of low power design techniques must be created for optimizing a circuit to achieve maximum leakage savings.
